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Abstract—Neuromorphic engineers aim to mimic the precise and 
efficient mechanisms of the nervous system to process 
information using spikes from sensors to actuators. There are 
many available works that sense and process information in a 
spike-based way. But there are still several gaps in the actuation 
and motor control field in a spike-based way. Spike-based 
Proportional-Integrative-Derivative controllers (PID) are 
present in the literature. On the other hand, neuro-inspired 
control models as VITE (Vector Integration To End point) and 
FLETE (Factorization of muscle Length and muscle Tension) 
are also present in the literature. This paper presents another 
step  toward the spike implementation of those neuro-inspired 
models. We present a spike-based ramp multiplier. VITE 
algorithm generates the way to achieve a final position targeted 
by a mobile robotic arm. The block presented is used as a gate 
for the way involved and it also puts the incoming movement on 
speed with a variable slope profile. Only spikes for information 
representation were used and the process is in real time. The 
software simulation based on Simulink and Xilinx System 
Generator shows the accurate adjust to the traditional 
processing for short time periods and the hardware tests 
confirm and extend the previous simulated results for any time. 
We have implemented the spikes generator, the ramp multiplier 
and the low pass filter into the Virtex-5 FPGA and connected 
this with an USB-AER (Address Event Representation) board to 
monitor the spikes.  
I. INTRODUCTION
Since the very beginning, it is known that nervous systems 
use spikes or graduated potentials to send information across 
the body. The excellent behavior of these systems leads us to 
mimic them into electronic devices based on interconnected 
neuron systems. Nevertheless, since neurons communicate in 
a point-to-point manner and it is possible to integrate several 
thousands of artificial neurons into the same electronic device 
(VLSI chip or FPGA), new communication strategies were 
taken, like the Address-Event-Representation (AER) protocol 
[1]. AER maps each neuron with a fixed address which is 
transmitted through the interconnected neuron system using a 
simple and fast handshake protocol (with parallel buses) or 
flow control protocol (in high-speed serial buses) solving the 
communication problem between neuromorphic chips.  
By using AER protocol, all neurons are continuously 
sending information about their excitation level to the central 
system and thus it could be processed in real time by a higher 
layer. AER is based on the concept  of mimicking the structure 
and information coding of the brain. Thus AER let us process 
the information in real time. This is one of its interesting 
features: the speed provided. Another relevant characteristic is 
the scalability that allows this by parallel connections.  
Currently, there is a small but growing number of research 
groups worldwide working on the AER technology premises, 
and so many works could be listed. On the one hand, VLSI 
chips for sensors [2-4]; on the other hand, extended systems 
are spike-based PID motor controller [5], neuro-inspired 
robotics [6] and bio-inspired systems for processing, filtering 
or learning [7-10].  
Taking the advance of the previous works [11] our 
motivation is to integrate the visual information from an AER 
retina with the spikes control into a bio-inspired robotic arm 
by using solely spikes for the whole process. Current research 
is focused on two layers, generating the trajectory and 
applying it to the mimic muscles by motors. The second layer 
would be the next step when the previous one finished. There 
are several algorithms for both tasks. Nevertheless, we have 
chosen a pair of algorithms developed by Daniel Bullock and 
Stephen Grossberg [12-13]. They are based on classic neural 
networks and they fit with our target. References [14] and [15] 
use the VITE algorithm, although at its original form 
including the complex processing we are going to try to avoid.  
In this work we present a neuro-inspired block that solves 
a spike-based ramp operation needed for neuro-inspired motor 
control algorithm. This block will be excited with streams of 
pulses (spikes) at the output and so only spikes should be 
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found along the system. There are several spike-based 
information codifications and the one we use is the rate coded 
one [16], when excitation is low, spike rate is low and thus the 
time between spikes is high; however, when signal excitation 
increases, the inter-spikes interval time (ISI) decreases, while 
spike rate increases. 
II. THE FIRST LAYER: VITE ALGORITHM
The VITE (Vector Integration To End point) algorithm, 
assigned for the first layer, is shown in Fig.1. It calculates a 
non-planned trajectory by computing the difference between 
the target and the present position. It also introduced the 
problem to deal with different reference systems: one is for the 
visual sensor, another one for the central processing (typically 
the head) and the last one for the actuator. The way it solves 
this problem is using the motor references for all the system. 
This algorithm introduced a non-specific control signal 
called ‘GO’. This signal lets us separate the spatial pattern 
characteristics, such as distance and direction, and the energy 
of the movement. Thus it allows controlling the movement 
rate and gate.  
References [17] and [18] justify this algorithm. They show 
by means of electromyogram how the activity is present at any 
area of the motor cortex before the muscles initiate the 
movement. Also the asymmetric speed profile obtained with 
movements is mentioned, as it seems to happen with the VITE 
algorithm. This concept highlights the importance of the GO 
signal and the results presented in this paper. 
Approaching the block presented, first have a look into the 
VITE in Fig. 1. Afterwards, the details of the block will be 
described. The algorithm generates a non-planned trajectory. 
The GO signal is the gate for the movement. Until it is 
nonzero, the motor priming occurs by computing the 
difference vector. On its own, it has no effect. It needs the 
second layer to apply forces to the muscles.  
Figure 1.  Block diagram of the VITE algorithm. The target position will be 
supplied by an AER vision sensor and the present position calculated at each 
time will be supplied by the second layer.  
In its simplest form, the VITE circuit obeys the equations: 
ୢ 
ୢ୲  DV ൌ ן ൈ ሺTP െ PP െ DVሻ, (1)
  D/dt  PP ൌ GO ൈ DV.  (2) 
According to (1) and (2), and regardless of the GO signal 
to apply the classic control theory, the result is shown in Fig. 2 
above. DV is calculated by a low pass filter to avoid the abrupt 
movements. All the blocks gotten are solved at [19] and their 
translation is automatic as it is shown in Fig. 2 below.  
III. FOCUSING ON THE BLOCK: RAMP MULTIPLIER
Now we must deal with the GO signal. Remember it 
should multiply the DV signal to put it on speed and be the 
gate of the movement. There are several types of signals they 
could carry with this task but we chose the ramp signal. It is 
the easiest way to perform the desired behavior at the spikes 
paradigm.  
If we think according to the spike-based information 
codified, the multiplier block will need to inject spikes in 
accordance with the slope value of the ramp every time a 
spike is fired by the previous block.  
To implement it, a slope counter is designed. At its fixed 
value, the relative slope increases in one unit until the 
saturation value is reached. The general slope is calculated as 
(3). The number of bits used to synthesize the slope counter 
limits the global value of the slope. We need a 24-bit in order 
to achieve a value of 16,777,215 clock cycles resulting a 
0.3355 seconds per slope unit. Thus, a slope of approximately 
3 percent will be the minimum for the total of bits.  
 
Figure 2.  Above: Block diagram resulted from the conversion of the VITE 
algorithm to Laplace domain. Below: Block diagram generated from existing 
spikes processing blocks. The Spike Hold & Fire block performed the 
subtraction between the present position and the target position; both signals 
are spike streams. The Spikes Integrate & Generate block allows us to 
integrate the DV signal (again a spike stream). This block is composed by a 
spike counter and a spike generator. The latter uses a parameter called 
IG_FD (Integrate&Generate_FrequencyDivider) to divide the clock signal 
and generate the output stream according to this division. The GO signal 
does not appear because it has not been considered to be able to apply the 
classic control theory but it will be present at the input of the integrate and 
generate block to put on speed the DV signal.       
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IV. SCENARIO SIMULATIO
It consists of a spike generator, the ramp
low pass filter to redistribute the spikes. Th
of the generator and the multiplier can 
expressed in (4) and (5). Each input is for 
cut-off frequency is calculated as (6) and it
like it is expressed in Fig. 2 above. Notice
constant structure which value is 16 and the c
50 MHz for all the tests performed. Also, a v
is calculated with IG_FD zero considered. 
multiplier spike frequency varies with time
multiplied by time to calculate the instanta
The achievable slope compared to bits used 
1.  
Slope ൌ  fୡ୪୩ slopeୡ୭୳୬୲ୣൗ
f୥ୣ୬ୣ୰ୟ୲୭୰  ൌ  ቀfୡ୪୩ 2NBITSିଵൗ ቁ ൈ
f୫୳୪୲୧୮୪୧ୣ୰  ൌ  ሺfୡ୪୩ slopeୡ୭୳୬୲ୣ୰⁄ ሻ
ωୡ୳୲ି୭୤୤  ൌ  fୡ୪୩ ሺ2NBITSିଵሻ ൈ ሺIG൘
TABLE I.  MINIMUM VALUES FOR THE SLOPE V
USED FOR THE SLOPE COUNTER.  
Bits Vs. Min. Slope 
Bits used Min. Slop
8 196078.4
16 762.95
24 2.98
32 0.0116
V. SOFTWARE SIMULATION RE
With simulation software Simulink by M
System Generator, a suitable environment w
perform the tests. 
The effect of the filter can be observed in
Also in Fig. 3, the latency at the beginning i
to the clock slope counter which increases t
graph, the clock is 50 MHz and the increasin
8192 clock cycles (0.1638 ms per each incre
which means a slope of approximately 6103)
effect of increasing IG_FD with the conseq
cut-off frequency. 
All the tests performed with the softwa
time limited due to the huge data processing 
computer. Also, this leads the slope to only ta
that allows the slope counter raising its val
almost one unit to check the behavior. This 
we moved to the hardware scenario. 
N 
 multiplier and a 
e spike frequency 
be calculated as 
each block.  The 
 has unitary gain 
 that NBITS is a 
lock frequency is 
alue of 242.85 Hz 
Furthermore, the 
 so it should be 
neous frequency. 
is shown in Table 
୰, (3) 
input,  (4) 
ൈ input,  (5) 
FD ൅ 1ሻ. (6) 
S. NUMBER OF BITS 
e 
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 Fig. 3 and Fig. 4. 
s shown. It is due 
he slope. For this 
g slope counter is 
ment at the slope, 
. Fig. 4 shows the 
uent decrease of 
re platform were 
carried out by the 
ke a higher value 
ue an increase of 
is the reason why 
Figure 3.  Spike details from the software sc
first row shows the spike input to the system
from the multiplier block and the third one 
redistributes the equidistant spikes from the
VI. HARDWARE TES
The scenario is composed by a V
AER board [20] to monitor the spi
with hardware are shown in Fig. 5 an
used for each test. The slope for each
with (3). 
With the previous simulation sho
to saturate the maximum of the ram
software limitations. That is the opp
These tests would be limited by th
maximum spike rate, fixed at 5 M
second). The saturation level for the
means any input will be multiplied as
Figure 4.  Software simulation results for th
the IG_FD parameter varies between [0-
frequency from the input to the system. Th
behavior and the blue lines are the simulat
generator was 255. This means an output fre
accurate adjustment to the theorica
ope provided by Simulink. The 
, the second shows the output 
shows how the low pass filter 
 output of the previous block. 
TS RESULTS 
irtex-5 FPGA and a USB-
kes. The results obtained 
d Table 2 shows the data 
 test should be calculated 
wn, it was not necessary 
p because there were no 
osite for hardware tests. 
e monitor board and its 
evps (Mega events per 
 ramp was fixed at 20. It 
 maximum by twenty. 
e ramp multiplier block when 
7]. The red line is the spike 
e green lines are the theorical 
ion results. The input for the 
quency of 390 Kevents / s. The 
l behavior is shown.  
Figure 5.  Results for hardware tests are shown. The red line represents the 
theorical behavior and the blue line represents the hardware results. The 
input for the generator was 8. It means an output frequency of 12,207 
Kevents / s and multiplied by 20 in saturation it yields a total of 244,14 
Kevents / s reached at different times at each test. The table below shows the 
parameters for the test. They are matched by the test numbers.  
TABLE II. DATA USED FOR HARDWARE TESTS 
Test 
No. 
Tests performed data 
Slope counter Slope Second per slope unit 
Time to 
saturation 
(seconds) 
1 2,5 M 20 0.05 1 
2 5 M 10 0.1 2 
3 7,5 M 6.66 0.15 0.33
4 10 M 5 0.2 4
5 12,5 M 4 0.25 5
6 15 M 3.33 0.3 6 
7 224 -1 M  2.98 0.33 6.71 
VII. CONCLUSIONS
In this work we have presented a spike-implemented GO 
signal in order to use it within the VITE algorithm. It was 
tested within a simulation scenario and synthesized into a 
digital device. Both tests have demonstrated the fine 
adjustment to the theoretical behavior. A 24-bit counter was 
designed to perform a three percent slope as minimum. If a 
unitary slope on a ramp is needed, then a 26-bit counter should 
be implemented. At the simulation tests there was no limit at 
the spike rate compared to the real device, where we were 
limited by the spikes monitor board. 
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